现代CMOS工艺基本流程优秀PPT.ppt

上传人:1398****507 文档编号:57166563 上传时间:2022-11-04 格式:PPT 页数:80 大小:924KB
返回 下载 相关 举报
现代CMOS工艺基本流程优秀PPT.ppt_第1页
第1页 / 共80页
现代CMOS工艺基本流程优秀PPT.ppt_第2页
第2页 / 共80页
点击查看更多>>
资源描述

《现代CMOS工艺基本流程优秀PPT.ppt》由会员分享,可在线阅读,更多相关《现代CMOS工艺基本流程优秀PPT.ppt(80页珍藏版)》请在taowenge.com淘文阁网|工程机械CAD图纸|机械工程制图|CAD装配图下载|SolidWorks_CaTia_CAD_UG_PROE_设计图分享下载上搜索。

1、现代现代CMOS工艺工艺基本流程基本流程现代CMOS工艺基本流程1Silicon Substrate P+2um725umSilicon Epi Layer P选择衬底晶圆的选择掺杂类型(N或P)电阻率(掺杂浓度)晶向高掺杂(P+)的Si晶圆低掺杂(P)的Si外延层2Silicon Substrate P+Silicon Epi Layer P Pad Oxide热氧化热氧化形成一个SiO2薄层,厚度约20nm高温,H2O或O2气氛缓解后续步骤形成的Si3N4对Si衬底造成的应力3Silicon Substrate P+Silicon Epi Layer P-Silicon NitrideSi

2、3N4淀积Si3N4淀积厚度约250nm化学气相淀积(CVD)作为后续CMP的停止层4Silicon Substrate P+Silicon Epi Layer P-Silicon NitridePhotoresist光刻胶成形光刻胶成形厚度约0.51.0um光刻胶涂敷、曝光和显影用于隔离浅槽的定义5Silicon Substrate P+Silicon Epi Layer P-Silicon NitridePhotoresistSi3N4和SiO2刻蚀Si3N4和SiO2刻蚀基于氟的反应离子刻蚀(RIE)6Silicon Substrate P+Silicon Epi Layer P-Sil

3、icon NitridePhotoresistTransistor Active AreasIsolation Trenches隔离浅槽刻蚀隔离浅槽刻蚀基于氟的反应离子刻蚀(RIE)定义晶体管有源区7Silicon Substrate P+Silicon Epi Layer P-Silicon NitrideTransistor Active AreasIsolation Trenches除去光刻胶除去光刻胶氧等离子体去胶,把光刻胶成分氧化为气体8Silicon Substrate P+Silicon Epi Layer P-Silicon NitrideFuture PMOS Transis

4、torSilicon DioxideFuture NMOS TransistorNo current can flow through here!SiO2淀积SiO2淀积用氧化物填充隔离浅槽厚度约为0.51.0um,和浅槽深度和几何形态有关化学气相淀积(CVD)9Silicon Substrate P+Silicon Epi Layer P-Silicon NitrideFuture PMOS TransistorFuture NMOS TransistorNo current can flow through here!化学机械抛光化学机械抛光(CMP)CMP除去表面的氧化层到Si3N4层为

5、止10Silicon Substrate P+Silicon Epi Layer P-Future PMOS TransistorFuture NMOS Transistor除去Si3N4除去Si3N4热磷酸(H3PO4)湿法刻蚀,约18011Trench OxideCross SectionBare Silicon平面视图完成浅槽隔离(STI)12Silicon Substrate P+Silicon Epi Layer P-Future PMOS TransistorFuture NMOS TransistorPhotoresist光刻胶成形光刻胶成形厚度比较厚,用于阻挡离子注入用于N-阱

6、的定义13Silicon Substrate P+Silicon Epi Layer P-Future NMOS TransistorPhotoresistN-WellPhosphorous(-)Ions磷离子注入磷离子注入高能磷离子注入形成局部N型区域,用于制造PMOS管14Silicon Substrate P+Silicon Epi Layer P-Future NMOS TransistorN-Well除去光刻胶15PhotoresistSilicon Substrate P+Silicon Epi Layer P-Future NMOS TransistorN-Well光刻胶成形光刻

7、胶成形厚度比较厚,用于阻挡离子注入用于P-阱的定义16Silicon Substrate P+Silicon Epi Layer P-PhotoresistN-WellBoron(+)IonsP-Well硼离子注入高能硼离子注入形成局部P型区域,用于制造NMOS管硼离子注入17Silicon Substrate P+Silicon Epi Layer P-N-WellP-Well除去光刻胶18Silicon Substrate P+Silicon Epi Layer P-P-WellN-Well退火退火在6001000的H2环境中加热修复离子注入造成的Si表面晶体损伤注入杂质的电激活同时会造成

8、杂质的进一步扩散快速加热工艺(RTP)可以削减杂质的扩散19Trench OxideN-WellP-WellCross Section完成N-阱和P-阱平面视图20Silicon Substrate P+Silicon Epi Layer P-P-WellN-Well Sacrificial Oxide牺牲氧化层生长牺牲氧化层生长牺牲氧化层生长厚度约25nm用来捕获Si表面的缺陷21Silicon Substrate P+Silicon Epi Layer P-P-WellN-Well除去牺牲氧化层除去牺牲氧化层HF溶液湿法刻蚀剩下干净的Si表面22Silicon Substrate P+Si

9、licon Epi Layer P-P-WellN-Well Gate Oxide栅氧化层生长栅氧化层生长工艺中最关键的一步厚度210nm要求特别干净,厚度精确(1)用作晶体管的栅绝缘层23Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellPolysilicon多晶硅淀积多晶硅淀积厚度150300nm化学气相淀积(CVD)24Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellPhotoresistChannel LengthPolysilicon光刻胶成形光刻胶成形工艺中最关键的图形转移

10、步骤栅长的精确性是晶体管开关速度的首要确定因素运用最先进的曝光技术深紫外光(DUV)光刻胶厚度比其他步骤薄25Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellPhotoresistChannel Length多晶硅刻蚀多晶硅刻蚀基于氟的反应离子刻蚀(RIE)必需精确的从光刻胶得到多晶硅的形态26Silicon Substrate P+Silicon Epi Layer P-P-WellN-Well Gate Oxide Poly Gate Electrode除去光刻胶27Trench OxideN-WellP-WellCross Sect

11、ionPolysilicon平面视图完成栅极28Silicon Substrate P+Silicon Epi Layer P-P-WellN-Well Gate Oxide Poly Gate Electrode Poly Re-oxidation多晶硅氧化多晶硅氧化在多晶硅表面生长薄氧化层用于缓冲隔离多晶硅和后续步骤形成的Si3N429Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellPhotoresist光刻胶成形光刻胶成形用于限制NMOS管的连接注入30Silicon Substrate P+Silicon Epi Layer P-

12、P-WellN-WellPhotoresistArsenic(-)IonsN TipNMOS管连接注入NMOS管连接注入低能量、浅深度、低掺杂的砷离子注入连接注入用于减弱栅区的热载流子效应31Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN Tip除去光刻胶32Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellPhotoresistN Tip光刻胶成形光刻胶成形用于限制PMOS管的连接注入33Silicon Substrate P+Silicon Epi Layer P-P-Well

13、N-WellPhotoresistBF2(+)IonsN TipP TipPMOS管连接注入低能量、浅深度、低掺杂的BF2+离子注入连接注入用于减弱栅区的热载流子效应PMOS管连接注入34Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN TipP Tip除去光刻胶35Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellSilicon NitrideThinner HereThicker HereN TipP TipP TipSi3N4淀积Si3N4淀积厚度120180nmCVD36Si

14、licon Substrate P+Silicon Epi Layer P-P-WellN-WellSpacer SidewallN TipP TipP TipSi3N4刻蚀Si3N4刻蚀水平表面的薄层Si3N4被刻蚀,留下隔离侧墙侧墙精确定位晶体管源区和漏区的离子注入RIE37Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellPhotoresistN TipP Tip光刻胶成形光刻胶成形用于限制NMOS管的源/漏区注入38Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellPhotore

15、sistArsenic(-)IonsN+DrainN+SourceP TipNMOS管源/漏注入NMOS管源/漏注入浅深度、重掺杂的砷离子注入,形成了重掺杂的源/漏区隔离侧墙阻挡了栅区旁边的注入39Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP Tip除去光刻胶40Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourcePhotoresistP Tip光刻胶成形光刻胶成形用于限制PMOS管的源/漏区注入41Silicon Sub

16、strate P+Silicon Epi Layer P-P-WellN-WellBF2(+)IonsPhotoresistN+DrainN+SourceP+SourceP+DrainPMOS管源/漏注入PMOS管源/漏注入浅深度、重掺杂的BF2+离子注入,形成了重掺杂的源/漏区隔离侧墙阻挡了栅区旁边的注入42Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+SourceP+DrainLightly Doped“Tips”除去光刻胶和退火除去光刻胶和退火用RTP工艺,消退杂质在源/漏区的迁移43Trench

17、 OxidePolysiliconCross SectionN-WellP-WellN+Source/DrainP+Source/DrainSpacer平面视图完成晶体管源/漏极,电子器件形成44Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+Source除去表面氧化物除去表面氧化物在HF溶液中快速浸泡,使栅、源、漏区的Si暴露出来45Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+Sou

18、rceTitaniumTi淀积Ti淀积厚度2040nm溅射工艺Ti淀积在整个晶圆表面46Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceTitanium SilicideUnreacted TitaniumTiSi2形成TiSi2形成RTP工艺,N2气氛,800在Ti和Si接触的区域,形成TiSi2其他区域的Ti没有变更称为自对准硅化物工艺(Salicide)47Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+Drain

19、N+SourceP+DrainP+SourceTitanium SilicideTi刻蚀Ti刻蚀NH4OH+H2O2湿法刻蚀未参与反应的Ti被刻蚀TiSi2保留下来,形成Si和金属之间的欧姆接触48Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGBPSG淀积硼磷硅玻璃(BPSG)淀积CVD,厚度约1umSiO2并掺杂少量硼和磷改善薄膜的流淌性和禁锢污染物的性能这一层绝缘隔离器件和第一层金属49Silicon Substrate P+Silicon Epi Layer P-

20、P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGBPSG抛光硼磷硅玻璃(BPSG)抛光CMP在BPSG层上获得一个光滑的表面50Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGPhotoresist光刻胶成形光刻胶成形用于定义接触孔(Contacts)这是一个关键的光刻步骤51Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+S

21、ourceBPSGPhotoresist接触孔刻蚀接触孔刻蚀基于氟的RIE获得垂直的侧墙供应金属和底层器件的连接52Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSG除去光刻胶53Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGTitanium NitrideTiN淀积TiN淀积厚度约20nm溅射工艺有助于后续的钨层附着在氧化层上54Silicon S

22、ubstrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGTitanium NitrideTungsten钨淀积钨淀积CVD厚度不少于接触孔直径的一半填充接触孔55Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact Plug钨抛光钨抛光CMP除去表面的钨和TiN留下钨塞填充接触孔56Trench OxidePolysiliconCross SectionN-We

23、llP-WellN+Source/DrainP+Source/DrainSpacerContact平面视图完成接触孔,多晶硅上的接触孔没有出现在剖面图上57Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1Ti(200)-electromigration shuntTiN(500)-diffusion barrierAl-Cu(5000)-main conductorTiN(500)-antireflective coatingMet

24、al1淀积第一层金属淀积(Metal1)事实上由多个不同的层组成溅射工艺58Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1Photoresist光刻胶成形光刻胶成形用于定义Metal1互连59Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1PhotoresistMeta

25、l1刻蚀Metal1刻蚀基于氯的RIE由于Metal1由多层金属组成,所以须要多个刻蚀步骤60Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1除去光刻胶61Trench OxidePolysiliconCross SectionN-WellP-WellN+Source/DrainP+Source/DrainSpacerContactMetal1平面视图完成第一层互连62Silicon Substrate P+Silicon Epi

26、Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1IMD1IMD淀积金属间绝缘体(IMD)淀积未掺杂的SiO2连续的CVD和刻蚀工艺,厚度约1um填充在金属线之间,供应金属层之间的绝缘隔离63Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1IMD1IMD抛光IMD抛光CMP64Silicon Substrate P+Silicon Ep

27、i Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1IMD1Photoresist光刻胶成形光刻胶成形用于定义通孔(Vias)65Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1PhotoresistIMD1通孔刻蚀通孔刻蚀基于氟的RIE,获得垂直的侧墙供应金属层之间的连接66Silicon Substrate P+Silicon E

28、pi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1IMD1除去光刻胶67TungstenSilicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1IMD1 W Via PlugTiN和钨淀积TiN和钨淀积同第一层互连68Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+

29、SourceP+DrainP+SourceBPSGW Contact PlugMetal1IMD1 W Via Plug钨和TiN抛光钨和TiN抛光同第一层互连69Trench OxidePolysiliconCross SectionN-WellP-WellN+Source/DrainP+Source/DrainSpacerContactMetal1Via1平面视图完成通孔70Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1IMD

30、1 W Via PlugMetal2Metal2淀积Metal2淀积类似于Metal1厚度和宽度增加,连接更长的距离,承载更大的电流71Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1PhotoresistIMD1 W Via PlugMetal2光刻胶成形光刻胶成形相邻的金属层连线方向垂直,减小层间的感应耦合72Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN

31、+SourceP+DrainP+SourceBPSGW Contact PlugMetal1PhotoresistIMD1 W Via PlugMetal2Metal2刻蚀Metal2刻蚀类似于Metal173Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1IMD1 W Via PlugMetal2除去光刻胶74Trench OxidePolysiliconCross SectionN-WellP-WellN+Source/Drai

32、nP+Source/DrainSpacerContactMetal1Via1Metal2平面视图完成其次层互连,后面的剖面图将包括右上角的压焊点75Silicon Substrate P+Silicon Epi Layer P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1IMD1 W Via PlugPassivationMetal2钝化层淀积钝化层淀积多种可选的钝化层,Si3N4、SiO2和聚酰亚胺等爱护电路免受刮擦、污染和受潮等76Silicon Substrate P+Silicon Epi Laye

33、r P-P-WellN-WellN+DrainN+SourceP+DrainP+SourceBPSGW Contact PlugMetal1IMD1 W Via PlugPassivationBond PadPoly GateGate OxideSilicideSpacerMetal2钝化层成形钝化层成形压焊点打开,供应外界对芯片的电接触77Cross SectionTrench OxideN+Source/DrainP+Source/DrainSpacerContactMetal1PolysiliconVia1+5V SupplyVOUTN-WellP-WellMetal2GroundBond PadVIN平面视图完成,显示了电气连接和部分压焊点78完成79略有不同的另一个工艺流程Vth校正注入场氧化层TiN80

展开阅读全文
相关资源
相关搜索

当前位置:首页 > pptx模板 > 商业计划书

本站为文档C TO C交易模式,本站只提供存储空间、用户上传的文档直接被用户下载,本站只是中间服务平台,本站所有文档下载所得的收益归上传人(含作者)所有。本站仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。若文档所含内容侵犯了您的版权或隐私,请立即通知淘文阁网,我们立即给予删除!客服QQ:136780468 微信:18945177775 电话:18904686070

工信部备案号:黑ICP备15003705号© 2020-2023 www.taowenge.com 淘文阁