数字逻辑3-1n.ppt

上传人:hyn****60 文档编号:87222950 上传时间:2023-04-16 格式:PPT 页数:13 大小:394KB
返回 下载 相关 举报
数字逻辑3-1n.ppt_第1页
第1页 / 共13页
数字逻辑3-1n.ppt_第2页
第2页 / 共13页
点击查看更多>>
资源描述

《数字逻辑3-1n.ppt》由会员分享,可在线阅读,更多相关《数字逻辑3-1n.ppt(13页珍藏版)》请在taowenge.com淘文阁网|工程机械CAD图纸|机械工程制图|CAD装配图下载|SolidWorks_CaTia_CAD_UG_PROE_设计图分享下载上搜索。

1、u Structure:complement switchsu steady state:voltage and current u Dynamic state:Speed and costChapter 3 Digital circuitBasic structure:Switch modelAny node in circuit must get 1/0 from Vcc/Gnd by switchesSwitch is made by MOS device Switch model for MOS transistor Switch is controlled by G through

2、electric field;Off:RD-S is high;On:RD-S is low;PMOS:when G is 0,Switch on;when G is 1,Switch off;NMOS:when G is 1,Switch on;when G is 0,Switch off;Two types of MOS transistorCMOS inverter F:get 1 from PMOS,get 0 from NMOS;When X=1,NMOS is on;When X=0,PMOS is on;Why must be complement?NAND /NORNAND:N

3、MOS serial,PMOS parallel;NOR:NMOS parallel,PMOS serial;Each input control a PMOS and an NMOS;AND-series OR-parallelLogic is represented by NMOS connections,PMOS is a duality connection.NAND /NOR AOI /OAI Basic structuer of CMOSEach input is connected both NMOS and PMOS;The logic is expressed in N ne

4、t,P net is its duality;The output is a negative logic!Output of the positive logic Buffer AND gate Add an inverter to the inverse output!CMOS transmission gate(TG)Three state output:0/1/ZWhen c=1,signal is passedWhen c=0,signal is cutoff Three state buffer Three state inverter Circuit made by tri-state devices XOR gate MUX 2Open gate and wired logic Only N-net exist,Output:0/Z;Get 1 by pull-up resistor;The outputs can be connected to get AND logic.

展开阅读全文
相关资源
相关搜索

当前位置:首页 > 生活休闲 > 生活常识

本站为文档C TO C交易模式,本站只提供存储空间、用户上传的文档直接被用户下载,本站只是中间服务平台,本站所有文档下载所得的收益归上传人(含作者)所有。本站仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。若文档所含内容侵犯了您的版权或隐私,请立即通知淘文阁网,我们立即给予删除!客服QQ:136780468 微信:18945177775 电话:18904686070

工信部备案号:黑ICP备15003705号© 2020-2023 www.taowenge.com 淘文阁